

1SP0351V2A0C-5SNA3000K452300 SCALE™-2 Family

Gate Driver for 4500 V Press-Pack IGBT, Optical I/O Interface

Product Highlights

Highly Integrated, Compact Footprint

- · Sophisticated digital control in custom mixed signal ASIC
- Ready-to-use gate driver solution optimized for Press-Pack IGBTs with 4500 V blocking voltage
- · Single channel gate driver
- · Optical interface
- ±50 A peak output gate current
- 1.8 W output power at maximum ambient temperature
- -40 °C to 85 °C operating ambient temperature

Protection and Safety Features

- Undervoltage lock-out (UVLO) protection for primary-side (low voltage side) and secondary-side (high voltage side)
- · Power semiconductor short-circuit protection
- Dynamic Advanced Active Clamping (DAAC) with dv/dtfeedback
- · Applied double sided conformal coating

Full Safety and Regulatory Compliance

- 100% production partial discharge test for DC/DCtransformer
- 100% production HIPOT compliance testing at 10.2 kV $_{\text{RMS}}$ for DC/DC-transformer
- Clearance and creepage distances between primary and secondary side meet requirements for basic isolation according to IEC 61800-5-1

Applications

- VSC-HVDC
- FACTS
- STATCOM
- · Medium voltage drives
- · Railway main inverters
- · Other industrial applications

Description

The plug-and-play 1SP0351V2A0C-5SNA3000K452300 gate driver is based on the SCALE-2 chip set. It is optimized for operation of 4500 V Press-Pack IGBT power modules.

The gate driver features optical interfaces and a built-in DC/DC power supply with basic isolation. Enhanced level of protection is provided by implemented short-circuit monitoring.

Power Integrations' Dynamic Advanced Active Clamping allows an extended DC-link voltage range in IGBT off-state for up to 60 s.



Product Details 1SP0351V2A0C-5SNA3000K452300

Part Number	Power Module	Voltage Class	Current Class	Package	Power Device Supplier
1SP0351V2A0C-5SNA3000K452300	5SNA3000K452300	4500 V	3000 A	Press-Pack	ABB

Table 1. Product Information

Interface Description




Figure 1. 1SP0351V2A0C-5SNA3000K452300 Interfaces

Connector X301

Primary-side interface (Dinkle 2EHDRT connector)

V15 (Pin 1):

This pin is the primary-side $15\ V$ supply voltage connection for the integrated DC/DC converter.

GND (Pin 2):

This pin is the connection for the primary-side ground potential.

Optical Interface OIN

This is the optical receiver (Broadcom HFBR-2522ETZ) for the command input signals.

Optical Interface OOUT

Terminal C

This terminal (M4 screw terminal) is the connection to the collector (typically connected to the referring heat sink).

Terminal E

This terminal (M4 screw terminal) is the connection to the emitter.

Terminal G

This terminal (M4 screw terminal) is the connection to the gate.



1SP0351V2 Functional Description




Figure 2. Functional Block Diagram.

1SP0351V2A0C-5SNA3000K452300 is a highly integrated single-channel plug-and-play gate driver for 4500 V high power IGBTs in Press-Pack housings. The plug-and-play capability of the driver allows immediate operation after mounting.

The gate driver contains all necessary components for optimal and safe driving of the target power semiconductors:

- Smallest recommended gate resistors in order to minimize switching losses and respect the SOA of the semiconductor
- Gate clamping to reduce the effective short-circuit current
- Short-circuit monitoring
- Over voltage protection to turn off the power semiconductor within the safe operation area (SOA) in case of over-current or short-circuit
- Integrated and galvanically isolated DC/DC converter
- Fiber optic interfaces for the communication to the external controller

Figure 2 shows the block diagram of the gate driver with its function units.

Power Supply

The gate driver has one V15 terminal on the interface connector X301 to supply the integrated and galvanically isolated DC/DC converter for the secondary-side. The V15 terminal must be connected to a single 15 V power supply.

The transformer of the DC/DC converter provides basic isolation according to IEC 61800-5-1 between the primaryside and secondary-side.

Under Voltage Monitoring

The supply voltages are closely monitored on the driver secondary-side. In case of an UVLO on the secondary-side, the light signal of the optical transmitter OOUT will be turned-off and the power semiconductor is driven with a negative gate voltage.

Optical Input (OIN)

This is the edge-triggered command input signal to drive attached power semicondutor. A light signal at the input OIN will turn-on the gate of the power semiconductor.


Accordingly, no light signal will turn-off the gate.

Gate driver signal is transferred from OIN to the gate with a propagation delay of $t_{P(LH)}$ for the turn-on and $t_{P(HL)}$ for the turn-off commands.

Optical Output (OOUT)

During normal operation (i.e. the gate driver is supplied with power at nominal voltage, and there is no fault anywhere), the status feedback is given by a light on signal at the optical link. A failure condition is signaled by a light off signal.

Each edge of the control signal is acknowledged by the gate driver with a short pulse (the light is off for a periode of t_{ack}). Because this can be observed by the external controller, this method allows simple and continuous monitoring of the driver and fiber-optic link. Figure 3 shows the control and response signals of a given driver in normal operation.



Driver Behavior and Status Feedback in Normal Operation

Figure 4 shows the response of the gate driver in the event of a short-circuit condition. The fault status is transferred to the optical transmitter OOUT after the response time. The light is then switched off during the delay to clear the fault state. The driver shuts the power semiconductor off with a delay of tpd,SC after the response time. The power semiconductor can be turned on again by applying a positive edge to the fiber-optic input OIN after the fault status has disappeared.




Figure 4. Driver Behavior and Status Feedback during Short-Circuit Condition

In case of a secondary-side UVLO, the fault status remains active as long as the UVLO condition remains. The gate driver response in the event of an UVLO on the supply voltage V_{VISO} is shown in Figure 5.




Figure 5. Driver Behavior and Status Feedback during Secondary-Side UVLO Condition

Note: During the gate driver power-up sequence, the status feedback will also show a fault condition until the secondary-side supply voltages V_{VISO} and V_{COM} have reached their respective threshold level of UVLO clearance.

Gate Voltage

The gate driver possesses a voltage regulator for the positive (turn-on) rail of the gate voltage. Internal current sources are regulating actively the positive gate-emitter voltage independently of actual load conditions within the maximum specified ratings. Therefore, the on-state gate-emitter voltage $V_{\text{GE}(on)}$ of the power semiconductor equals in steady state the positive supply voltage V_{VISO} (referred to emitter potential).

The off-state gate-emitter voltage $V_{\text{GE(off)}}$ equals in steady state the voltage V_{COM} (referred to emitter potential). This voltage is load dependent. It has its lowest value under no load conditions and is increasing slightly (i.e. getting less negative) with increasing load.

In the event of an under voltage lock-out condition the gate driver changes the control of the positive rail towards control of the negative rail V_{COM} . By this potential parasitic turn-on events of the power semiconductor are avoided.

Short-Circuit Protection

The gate driver uses the semiconductor desaturation effect to detect short-circuits. The desaturation is monitored by using a resistive-capacitive sensing network. At turn-on the collector-emitter voltage is checked after the response time t_{res} to detect a short circuit. If the voltage is higher than the programmed threshold voltage $V_{\text{CE(stat)}}$, the driver detects a short-circuit condition. A fault signal is

transmitted to optical status output OOUT immediately. It is automatically reset after blocking time t_{blk} . The monitored semiconductor is switched off after the delay a $t_{od \, SC}$.

The semiconductor is turned-on again as soon as the next positive edge is applied to the optical input OIN after the fault status has disappeared.

Gate Clamping

In the event of a short-circuit condition the gate voltage is increased due to the high dv/dt between the collector and emitter terminals of the driven power semiconductor. This dv/dt is driving a current through the Miller-capacitance (capacitance between the gate and collector) and charges the gate capacitance, which eventually leads to a gate-emitter voltage larger than the nominal gate-emitter turn-on voltage. In consequence, the short-circuit current is increased due to the transconductance of the power semiconductor.

To ensure that the gate-emitter voltage stays close to the nominal turn-on voltage the gate driver features a gate-clamping circuitry. The gate clamping provides a voltage similar to $V_{\rm VISO}$ to the gate, i.e. 15 V. As the effective short-circuit current is a function of the gate-emitter voltage the short-circuit current is limited. As a result the energy dissipated in the power semiconductor during the short-circuit event is reduced, leading to a junction temperature within the short-circuit safe operating area (SCSOA) limits and enables a safe turn-off of the device.

Dynamic Advanced Active Clamping (DA²C)

Active clamping is a technique designed to partially turn on the IGBT in case the collector-emitter voltage exceeds a predefined threshold. The IGBT is then kept in linear operation. Basic active clamping topologies implement a single feedback path from the collector through transient voltage suppressor (TVS) diodes to the gate. In addition a dv/dt-feedback path between collector and gate is implemented in order to optimized the Active Clamping behavior. The 1SP0351V2A0C-5SNA3000K452300 gate driver contains Power Integrations' Dynamic Advanced Active Clamping (DA²C) based on this principle:

When active clamping is activated, the turn-off MOSFET of the gate driver is switched off in order to improve the effectiveness of the active clamping and to reduce the losses in the TVS diodes. This feature – called Advanced Active Clamping – is mainly integrated in the secondary-side ASIC of the gate driver.

Additional TVS diodes have been added in series to the TVS diodes required to withstand the maximum DC-link voltage under switching operation. These TVS diodes are short-circuited during the IGBT on state as well as for about 15...20µs after the turn-off command to guarantee efficient active clamping. After this delay, these additional TVS diodes are activated and allow the DC-link voltage to be increased to a higher value during the IGBT off-state. This feature — together with Advanced Active Clamping — is called Dynamic Advanced Active Clamping (DA²C).

Note: The time during which the voltage can be applied above the value for switching operation has to be limited to short periods (< 60 s).




Figure 6. Dynamic Advanced Active Clamping (DA²C).

Absolute Maximum Ratings - 1SP0351V2A0C-5SNA3000K452300

Parameters	Symbol	Conditions T _A = -40 °C to 85 °C	Min	Max	Unit
Absolute Maximum Ratings ¹	•		'		
Primary-side supply voltage	V _{V15}	V15 to GND	0	16	V
Primary-side supply current	I_{V15}	Steady-state condition		360	mA
Switching Frequency	fsw	Continuous operation		2	kHz
Gate output power	P _G	T _A = 85 °C		1.8	W
Gate output current	I _G			50	Α
Test voltage primary-side to secondary-side	V _{iso,ps}	50 Hz, 60 s		10200	V _{RMS}
Operating voltage primary-side to	V	Transient only		4500	V_{pk}
secondary-side	V _{op}	Permanently applied		3400	V _{DC}
DC link walkage	V	Switching operation		3400	V
DC-link voltage	V_{DLK}	Off-state, limited to 60 s		4000	V
Storage temperature ²	T _{stg}		-40	50	°C
Operating ambient temperature	TA		-40	85	°C
Surface temperature ³	T _{sf}			125	°C
Relative humidity	Hr	No condensation		93	%
Altitude of operation ⁴	A _{op}			2000	m

Notes:

- 2. The storage temperature inside the original package or in case the coating material of coated products may touch external parts must be limited to the given value. Otherwise, it is limited to 85°C.
- 3. The component surface temperature, which may strongly vary depending on the actual operating conditions, must be limited to the given value for coated gate driver versions to ensure long-term reliability of the coating material.
- 4. Operation above this level requires a voltage derating to ensure proper isolation coordination.

Recommended Operating Conditions – 1SP0351V2A0C-5SNA3000K452300

Parameter	Symbol	Conditions $T_A = -40 \text{ °C to } 85 \text{ °C}$	Min	Тур	Max	Unit
Power Supply						
Primary-Side Supply Voltage	V _{V15}	V15 to GND	14.5	15	15.5	V

Characteristics - 1SP0351V2A0C-5SNA3000K452300

Parameter	Symbol	Conditions $T_A = 25 \text{ °C}$		Min	Тур	Max	Unit		
Power Supply									
Supply current	Iv15	V _{V1}	₅ = 15 V, without load		150		mA		
Supply current	1015	Vv	₁₅ = 15 V, P _G = P _{G,max}		280		mA		
			Clear fault (resume operation)	11.6	12.6	13.6 13.0	٧		
	UVLO _{VISO}		Set fault (suspend operation)	11.0	12.0	13.0	٧		
Power supply		Referenced to terminal E	Hysteresis	0.35			٧		
monitoring threshold (secondary-side)	UVLO _{COM}		Clear fault (resume operation)		-5.15		٧		
			Set fault (suspend operation)		-4.85		V		
			Hysteresis		0.3		٧		
Output voltage	Vviso	Referenced to V _{COM}	V _{V15} = 15 V, without load		24.4		٧		
(secondary-side)	VVISO		$V_{V15} = 15 \text{ V, } P_G = P_{G,max}$		24.1		٧		
Coupling capacitance	C _{io}	Primary-side to secondary-side			8		pF		
Timing Characteristics									
Turn-on delay ⁵	t _{P(LH)}		OIN to 50% of $V_{GE(on)}$, no load attached (optical cable length 1 m)		100		ns		
Turn-off delay ⁵	t _{P(HL)}	OIN to 50% of V _{GE(off)} , no load attached (optical cable length 1 m)			125		ns		
Transmission delay of fault state ⁶	t _{oout}	Ор	Optical cable length 1 m		100		ns		

^{5.} Measured from the transition of the turn-on or turn-off command at the optical transmitter of the external controller to the direct output of the gate drive unit (excluding the delay of the gate resitors).

^{6.} Measured from the driver secondary-side (ASIC output) to the optical receiver on the external controller.

Parameter	Symbol	Conditions T _A = 25 °C	Min	Тур	Max	Unit
Timing Characteristics (co	nt.)					
Delay to clear fault state ⁸	t _{blk}	Measured on the external controller side (optical cable length 1 m)		8		μs
Acknowledge delay time ⁹	t _{d(ack)}	Optical cable length 1 m		190		ns
Acknowledge pulse width	t _{ack}	Measured on the external controller side (optical cable length 1 m)	400	600	1050	ns
Gate Output						•
Gate turn-on voltage	.,	V_{V15} = 15 V, without load, referenced to terminal E		15		V
	V _{GE(on)}	$V_{V15} = 15 \text{ V, } P_G = P_{G,max}$ referenced to terminal E		15		V
	V	$V_{V15} = 15$ V, without load, referenced to terminal E		-9.4		V
Gate turn-off voltage	V _{GE(off)}	$V_{V15} = 15 \text{ V, } P_G = P_{G,max}$ referenced to terminal E		-9.1		V
Short-Circuit Protection						
Static VCE-monitoring threshold	V _{CE(stat)}			680		V
		DC-link voltage = 3400 V		8		μs
Response time	t _{res}	DC-link voltage = 2800 V		8		μs
		DC-link voltage = 1500 V		8		μs
Delay to power semiconductor turn-off after short-circuit detection	t _{pd} ,sc			0.2		μs

- 8. The fault status is stretched by the given value after the fault condition has been turned-off.
- 9. Measured from the transition of the turn-on or turn-off command at the optical transmitter of the external controller to the transition of the acknowledge signal at the optical receiver of the external controller.

1SP0351V2

Parameter	Symbol	Conditions $T_A = 25 ^{\circ}\text{C}$	Min	Тур	Max	Unit
Electrical Isolation						
Test voltage ¹⁰	V _{iso,ps}	Primary-side to secondary-side	10.2			kV _{RMS}
Partial discharge extinction voltage ¹¹	P _{D,ps}	Primary-side to secondary-side	5400			V _{pk}
Creepage distance	CPG _{P-S,PCB}	On the PCB (Material group IIIa), Primary-side to secondary-side	45			mm
	CPG _{P-S,Trf}	On the transformer (Material group I), Primary-side to secondary-side	36			mm
Clearance distance	CLR _{P-S}	Primary-side to secondary-side	25			mm
Mounting						
Terminal connection torque	M _{M4}	Screw M4	1.8		2.1	Nm
Bending ¹²	I _{bend}	According to IPC			0.75	%
Gate Output	·		•			
Turn-on gate resistor	R _{G(on)}			1.5		Ω
Turn-off gate resistor	R _{G(off)}			7		Ω
Auxiliary gate capacitor	C _{GE}			330		nF

- 10. The transformer of every production sample has undergone 100% testing at the given value for 1s.
- $11. \ Partial \ discharge \ measurement \ is \ performed \ on \ each \ transformer. \ The \ measurements \ are \ performed \ in \ accordance \ with \ IEC \ 60270$ and IEC 60664-1 for basic insulation requirements.
- 12. Refer to section Mounting Instruction for absolute values of allowed bending distances.

Mounting Instruction

The gate driver has to be mounted on top of a suitable surface using the provided non-plated fixation holes S1 to S8 as shown in Figure 7. To avoid corona effects non-conducting M4 screws have to be used.




Figure 7. Fixation Points

To avoid mechanical stress of the gate driver during and after the mounting process any bending or warping force imposed to the gate driver must not lead to a vaulting or twisting of the PCB of 0.75 % per axis according to Figure 8.

Axis 1 and 3: max. 1.4 mm bending
Axis 2: max. 1.0 mm bending
Axis 4: max. 1.1 mm bending




Figure 8. Bending Lines

The maximum mounting force for the terminal C is given with $M_{\text{M4}}. \label{eq:maximum}$

As the 1SP0351V2A0C-5SNA3000K452300 is designed for high voltage applications care has to be taken concerning the surrounding area of the gate driver. The gate driver itself possesses a basic isolation with clearance and creepage

distances of CLR_{P-S} and $CPG_{P-S,PCB}$. To maintain this isolation the following distances according to Figure 9 must be kept:

- d1: It defines the distance between the surrounding area and any primary-side potential of the gate driver. If the surrounding area is connected to the primary-side GND potential, d1 can be set to 0 mm. Otherwise d1 has to be set according to the nearest potential and relevant standard for isolation coordination of the application.
- d_2 : It defines the distance between the surrounding area and the top of the DC/DC transformer. This distance must not be smaller than 20 mm.
- d₃: It defines the distance between the bottom side of the gate driver PCB and the mounting plate. In case the mounting plate is made of metal and/or is electrically conducting the isolated stand-offs must have a distance as defined in the isolation coordination of the application. In case the mounting plate is non-conducting any surrounding conducting area has to be kept away from the bottom side of the gate driver with a distance of not smaller than 20 mm, i.e. d₃ = d₂.
- d4: If defines the distance between the top side of the gate driver PCB and the surrounding area. The distance must be chosen according to the isolation coordination of the application plus 4 mm (to respect the height of mounted components on top of the gate driver PCB).
- d₅: It defines the distance between the surrounding area and any secondary-side potential of the gate driver. The distance must be chosen according to the isolation coordination of the application.
- d₆: It defines the distance between the collector, emitter and/or gate cables to the surrounding area. The minimum distance is defined according to the nearest potential and relevant standard for isolation coordination of the application. However, the distance must not be smaller than 20 mm.




Figure 9. Clearance Distances to Surrounding Areas.

Cables

The cable from gate driver connector X301 to the power supply is not part of the 1SP0351V2A0C-5SNA3000K452300 gate driver. It is recommended to route the cable with minimum parasitic coupling from the controller to the gate driver. Parasitic coupling in particular to any potential of the secondary-side of the gate driver (i.e. high voltage side) and the AC and/or DC bus bar has to be avoided. Otherwise, increased common-mode currents may circulate, which may cause interferences with command and/or status feedback signals.

Application Guidelines

The following guidelines are meant to optimize the overall system performance when using 1SP0351V2A0C-5SNA3000K452300 gate drivers in various applications.

Power Supply

The gate driver has to be supplied by a fixed voltage of typically 15V at V15.

Gate Output Power Calculation

The gate driver can provide up to 1.8 W of gate output power. This value must not be exceeded to prevent any electrical and/or thermal overload of the 1SP0351V2A0C-5SNA3000K452300 gate driver.

The gate output power is related to the power semiconductor's gate charge Q_G as stated in the correspondig datasheet, actual switching frequency f_{SW} , and gate turn-on $V_{GE(off)}$ voltage and can be estimated according to equation (1).

$$P_{g} = Q_{G} \cdot \frac{\left(V_{GE(on)} - V_{GE(off)}\right)^{2}}{V_{GE(on)*} - V_{GE(off)*}} \cdot f_{SW}$$
 (1)

The voltages $V_{\text{GE}(\text{on})^*}$ and $V_{\text{GE}(\text{off})^*}$ refer to the referenced gate turn-on and turn-off gate voltages of the respective driven power semiconductor datasheet at which the gate charge Q_G is given.

DC-Link Design

The mechanical and electrical design of the DC-link of the target application determines during turn-off or diode reverse recovery events of the driven power semiconductor the over voltages ΔV_{CE} according to equation (2). Here, $L_{\rm cr}$ describes the overall DC-link stray inductance (i.e. sum stray inductance of DC-capacitors, DC-link bus bar and power semiconductor) and relevant dic/dt the collector current change.

$$\Delta V = L_{\sigma} \cdot \frac{di_{C}}{dt} \tag{2}$$

If the over voltage ΔV_{CE} plus the applied DC-link voltage V_{DC} exceed the breakdown voltage of the driven power semiconductor (refer to the reverse bias safe operating area RBSOA resp. to the reverse recovery safe operating area RRSOA), the device may be damaged. In case of excessive turn-off or reverse recovery over voltages, one or more of the following application parameters have to be decreased:

- DC-link voltage V_{DC}
- Stray inductance L_σ
- Collector current ic (only for turn-off even)

Therefore, during the installation and testing of the target application the actual over voltages ΔV_{CE} at different conditions have to be measured.

Note: 1SP0351V2A0C-5SNA3000K452300 gate driver will actively limit any over voltage during turn-off events under normal and over current conditions to safe levels using the implemented Dynamic Advanced Active Clamping scheme. However, it is not recommened that the clamping feature is active during normal switching conditions. It may lead to an over load of the implemented clamping devices. Furthermore, it might lead to an under voltage lock-out (UVLO) condition on

the secondary-side power supply of the gate driver and an increase of the turn-off switching losses.

Multilevel Topologies

1SP0351V2A0C-5SNA3000K452300 gate driver are designed for 2-level topologies. Operation within 3-level or multilevel designs is, however, also possible:

- Cascaded multilevel topologies on system level like for instance Modular Multilevel Converter (MMC) operating with 2-level topologies within one cell are supported without any restriction (implying that required isolation requirements are fulfilled).
- For 3-level systems the turn-off sequence has to be obeyed by the system controller to avoid overvoltage events, which might lead to an RBSOA (reverse biased safe operating area) violation of the power semiconductor. However, 1SP0351V2A0C-5SNA3000K452300 gate driver have Power Integrations' Dynamic Advanced Active Clamping (DA²C) implemented, which enables the gate driver to protect the power semiconductor against over voltage conditions arising by wrong turn-off sequences. The suitability of DA²C has to be checked within the target application.

Note: During short-circuit and/or under voltage events, the gate driver will immediately switch-off the respective power semiconductor. No control on the turn-off sequence is given. Therefore, the suitability of 1SP0351V2A0C-5SNA3000K452300 has to be checked on application level for this kind of topology.

Conformal Coating

The electronic components of the gate driver are protected by a layer of acrylic conformal coating with a typical thickness of 50µm using *ELPEGUARD SL 1307 FLZ/2* from *Lackwerke Peters* on both sides of the PCB. This coating layer increases the product reliability when exposed to contaminated environments.

Note: Standing water (e.g. condensate water) on top of the coating layer is not allowed as this water will diffuse over time through the layer. Eventually it will form a thin film of conducting nature between PCB surface and coating layer, which will cause leakage currents. Such currents may lead to a disturbance of the performance of the gate driver.

Reliability Test Items

Test Item	Test Methods and Conditions
Environmental Tests ¹³	
Mechanical vibrations (sinusoidal)	IEC 60068-2-6, frequency range 10 - 150 Hz (7.5 mm displacement, 20 m/s², 30 min), 3 axis, 20 sweep cycles
Damp heat	IEC 60068-2-78, 65 °C (95 % RH, 24 h) \rightarrow 25 °C (1 h, DUT operated), 10 cycles
Damp heat cyclic	IEC 60068-2-30, 25 °C / 60 % RH \rightarrow within 1 h up to 95 % RH \rightarrow within 3 h up to 60 °C \rightarrow stable 93 % RH for 12 h \rightarrow within 3 h down to 25 C \rightarrow end at 24 h, 6 cycles
Dry heat	IEC 60068-2-2, 85 °C (48 h, 2 h recovery, operated after 0.5 h)
Cold	IEC 60068-2-1, -40 °C (48 h, 2 h recovery, operated after 0.5 h)
Salt spray	IEC 60068-2-11, 5 % concentration, 35 °C, 48 h \rightarrow 25 °C, 1 h recovery \rightarrow DUT operated
Change of temperature	IEC 60068-2-14, -40 °C and 85 °C, holding time 3 h, 10 cycles (read-out after 5 th cycle, DUT operated at -10 °C and 70 °C)
Endurance Tests	
High temperature, high load test	$V_{V15} = 15 \text{ V}$, $P_G = P_{G,max}$ (capacitive load), 85 °C, test duration 1000 h
Thermal cycling	IEC 60068-2-14, -40 °C → 125 °C (5K/min, 500 cycles, DUT unpowered)

EMC Test Items

Test Item	Test Methods and Conditions	
EMC Tests		
Electrostatic discharge immunity IEC 61000-4-2, contact discharge 8 kV, air discharge 15 kV, terminal test points C, E, G and GND		
Radiated noise immunity	IEC 61000-4-3, frequency range 80 – 3000 MHz, sine wave 80% AM modulated (1 kHz), 30 V/m	
Radiated Hoise Illimidility	IEC 61000-4-3, frequency points 80 / 160 / 380 / 450 / 900 MHz, sine wave 80% AM modulated (1 kHz), 30 V/m, test duration 15 s per frequency point	
Fast transient burst immunity	IEC 61000-4-4, capacitive clamp with 50 Ω termination, ±5 kV, 5 kHz (15 ms) and 100 kHz (0.75 ms), test points V15 and GND / C and E with attached power semiconductor, test duration 200 s	
Conducted noise immunity	IEC 61000-4-6, frequency range 0.15 – 80 MHz, sine wave 80% AM modulated (1 kHz), 20 V _{RMS} , test points V15 and GND	
	IEC 61000-4-8, 100 m/A (30 s), 1000 A/m (1 – 3 s), 3 axis	
Magnetic field immunity	IEC 61000-4-9, 1000 A/m, 5 cycles, 3 axis	
	IEC 61000-4-10, 100 A/m, 100 kHz and 1 MHz, 3 axis, test duration 2s	
Ring wave immunity	IEC 61000-4-12, line-to-line 2 kV, line-to-ground 4 kV, test points V15 and GND	
Damped oscillatory wave immunity	IEC 61000-4-18, common mode 2 kV, differential mode 1 kV, 100 kHz and 1 MHz, test points V15 and GND	
Radiated Noise	EN 55032:2015 (CISPR32:2015)	

Notes:

1. All environmental tests are conducted on the same sample in the given order of tests.

Product Dimensions - 1SP0351V2A0C-5SNA3000K452300




Figure 10. Dimensions.

Transportation and Storage Conditions

For transportation and storage conditions refer to Power Integrations' Application Note AN-1501.

RoHS Statement

We hereby confirm that the product supplied does not contain any of the restricted substances according Article 4 of the RoHS Directive 2011/65/EU in excess of the maximum concentration values tolerated by weight in any of their homogeneous materials.

Additionally, the product complies with RoHS Directive 2015/863/EU (known as RoHS 3) from 31 March 2015, which amends Annex II of Directive 2011/65/EU.



Revision	Notes	Date
Α	Final Datasheet	08/20

For the latest updates, visit our website: www.power.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

The statements, technical information and recommendations contained herein are believed to be accurate as of the date hereof. All parameters, numbers, values and other technical data included in the technical information were calculated and determined to our best knowledge in accordance with the relevant technical norms (if any). They may base on assumptions or operational conditions that do not necessarily apply in general. We exclude any representation or warranty, express or implied, in relation to the accuracy or completeness of the statements, technical information and recommendations contained herein.

No responsibility is accepted for the accuracy or sufficiency of any of the statements, technical information, recommendations or opinions communicated and any liability for any direct, indirect or consequential loss or damage suffered by any person arising therefrom is expressly disclaimed.

Patent Information

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.power.com/ip.htm.



Safety Notice

The data contained in this datasheet is intended exclusively for technically trained staff. Handling all high-voltage equipment involves risk to life. Strict compliance with the respective safety regulations is mandatory.

Any handling of electronic devices is subject to general specifications for protecting electrostatic-sensitive devices according to international standard IEC 60747-1, Chapter IX or European standard EN 100015 (i.e. the workplace, tools, etc. must comply with these standards). Otherwise, this product may be damaged.



🔼 Life Support Policy

POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:

- 1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or death to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

The PI logo, TOPSwitch, TinySwitch, SENZero, SCALE, SCALE-iDriver, SCALE-iFlex, Qspeed, PeakSwitch, LYTSwitch, LinkZero, LinkSwitch, InnoSwitch, HiperTFS, HiperPFS, HiperLCS, DPA-Switch, CAPZero, Clampless, EcoSmart, E-Shield, Filterfuse, FluxLink, StakFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies.

©2020, Power Integrations, Inc.



Power Integrations Worldwide Sales Support Locations

World Headquarters

5245 Hellyer Avenue San Jose, CA 95138, USA Main: +1-408-414-9200 Customer Service:

Worldwide: +1-65-635-64480 Americas: +1-408-414-9621 e-mail: usasales@power.com

China (Shanghai)

Rm 2410, Charity Plaza, No. 88 North Caoxi Road Shanghai, PRC 200030 Phone: +86-21-6354-6323 e-mail: chinasales@power.com

China (Shenzhen)

17/F, Hivac Building, No. 2, Keji Nan 8th Road, Nanshan District, Shenzhen, China, 518057

Phone: +86-755-8672-8689 e-mail: chinasales@power.com

Germany (AC-DC/LED Sales) Einsteinring 24 85609 Dornach/Aschheim

Germany Tel: +49-89-5527-39100 e-mail: eurosales@power.com

Germany (Gate Driver Sales) HellwegForum 1 59469 Ense Germany Tel: +49-2938-64-3990 e-mail:igbt-driver.sales@ power.com

India

#1, 14th Main Road Vasanthanagar Bangalore-560052 India

Phone: +91-80-4113-8020 e-mail: indiasales@power.com

Italy

Via Milanese 20, 3rd. Fl. 20099 Sesto San Giovanni (MI) Italy Phone: +39-024-550-8701

e-mail: eurosales@power.com

Japan

Kosei Dai-3 Bldg. 2-12-11, Shin-Yokohama, Kohoku-ku Yokohama-shi, Kanagawa 222-0033 Japan

Phone: +81-45-471-1021

e-mail:

japansales@power.com

Korea

RM 602, 6FL Korea City Air Terminal B/D, 159-6 Samsung-Dong, Kangnam-Gu, Seoul, 135-728, Korea

Phone: +82-2-2016-6610

e-mail:

koreasales@power.com

Singapore

51 Newton Road #19-01/05 Goldhill Plaza Singapore, 308900 Phone: +65-6358-2160 e-mail: singaporesales@ power.com

Taiwan

5F, No. 318, Nei Hu Rd., Sec.

Nei Hu Dist.

Taipei 11493, Taiwan R.O.C. Phone: +886-2-2659-4570 e-mail:

taiwansales@power.com

UK

Building 5, Suite 21 The Westbrook Centre Milton Road Cambridge CB4 1YG

Phone: +44 (0) 7823-557484 e-mail: eurosales@power.com

